



# UNITED STATES PATENT AND TRADEMARK OFFICE


UNITED STATES DEPARTMENT OF COMMERCE  
United States Patent and Trademark Office  
Address: COMMISSIONER FOR PATENTS  
P.O. Box 1450  
Alexandria, Virginia 22313-1450  
www.uspto.gov

| APPLICATION NO.          | FILING DATE | FIRST NAMED INVENTOR | ATTORNEY DOCKET NO. | CONFIRMATION NO. |
|--------------------------|-------------|----------------------|---------------------|------------------|
| 10/619,521               | 07/14/2003  | Qing Deng            | 10003809-7          | 7465             |
| 57299                    | 7590        | 03/16/2006           | EXAMINER            |                  |
| AVAGO TECHNOLOGIES, LTD. |             |                      | VAN ROY, TOD THOMAS |                  |
| P.O. BOX 1920            |             |                      | ART UNIT            |                  |
| DENVER, CO 80201-1920    |             |                      | PAPER NUMBER        |                  |
|                          |             |                      | 2828                |                  |

DATE MAILED: 03/16/2006

Please find below and/or attached an Office communication concerning this application or proceeding.

20

|                              |  |                                    |  |
|------------------------------|--|------------------------------------|--|
| <b>Office Action Summary</b> | <b>Application No.</b><br>10/619,521   | <b>Applicant(s)</b><br>DENG ET AL. |  |
|                              | <b>Examiner</b><br>Tod T. Van Roy  | <b>Art Unit</b><br>2828            |  |

-- The MAILING DATE of this communication appears on the cover sheet with the correspondence address --

**Period for Reply**

A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) OR THIRTY (30) DAYS, WHICHEVER IS LONGER, FROM THE MAILING DATE OF THIS COMMUNICATION.

- Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication.
- If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication.
- Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133). Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).

**Status**

- 1) ☐ Responsive to communication(s) filed on \_\_\_\_.
- 2a) ☐ This action is **FINAL**.                      2b) ☒ This action is non-final.
- 3) ☐ Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under *Ex parte Quayle*, 1935 C.D. 11, 453 O.G. 213.

**Disposition of Claims**

- 4) ☐ Claim(s) 47,48,50-55 and 57-66 is/are pending in the application.
- 4a) Of the above claim(s) \_\_\_\_ is/are withdrawn from consideration.
- 5) ☐ Claim(s) \_\_\_\_ is/are allowed.
- 6) ☒ Claim(s) 47,48,50-55,57-61 and 63 is/are rejected.
- 7) ☐ Claim(s) 62,64-66 is/are objected to.
- 8) ☐ Claim(s) \_\_\_\_ are subject to restriction and/or election requirement.

**Application Papers**

- 9) ☐ The specification is objected to by the Examiner.
- 10) ☐ The drawing(s) filed on \_\_\_\_ is/are: a) ☐ accepted or b) ☐ objected to by the Examiner.  
     Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).  
     Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).
- 11) ☐ The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.

**Priority under 35 U.S.C. § 119**

- 12) ☐ Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).
- a) ☐ All    b) ☐ Some \* c) ☐ None of:
1. ☐ Certified copies of the priority documents have been received.
2. ☐ Certified copies of the priority documents have been received in Application No. \_\_\_\_.
3. ☐ Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).

\* See the attached detailed Office action for a list of the certified copies not received.

**Attachment(s)**

- |  |   |
|--|---|
| 1) <input checked="" type="checkbox"/> Notice of References Cited (PTO-892)  | 4) <input type="checkbox"/> Interview Summary (PTO-413)<br>Paper No(s)/Mail Date. ____. |
| 2) <input type="checkbox"/> Notice of Draftsperson's Patent Drawing Review (PTO-948)                                   | 5) <input type="checkbox"/> Notice of Informal Patent Application (PTO-152)             |
| 3) <input type="checkbox"/> Information Disclosure Statement(s) (PTO-1449 or PTO/SB/08)<br>Paper No(s)/Mail Date ____. | 6) <input type="checkbox"/> Other: ____.  |

## **DETAILED ACTION**

### ***Response to Amendment***

The examiner acknowledges the amending of claims 47-48, 52, 54, and 59 as well as the filing of a terminal disclaimer.

### ***Response to Arguments***

Applicant's arguments, see Remarks, filed 01/09/2006, with respect to the rejection(s) of claim(s) 51-53 and 58-60 under U.S.C 102 (b) and 103(b) have been fully considered and are persuasive. Therefore, the rejection has been withdrawn. However, upon further consideration, a new ground(s) of rejection is made in view of newly found prior art.

Applicant's arguments with respect to claims 47-48, and 54 have been considered but are moot in view of the new ground(s) of rejection.

Applicant's arguments filed 01/09/2006 have been fully considered but they are not persuasive.

With respect to claims 50 and 57, the applicant has stated that the sub-layers of Choquette do not balance the strain created by the defect source, similar to that which was argued with respect to claims 51-53 and 58-60. The examiner agreed with the applicant with regards to claims 51-53 and 58-60, in as much as the strain from the defect source may not necessarily be compensated by tensile strain by the sub-layers, but the sub-layers may be simply providing additional spacing from the defect source to the active region (Remarks, pg.9 para.1). Once again, the examiner agrees that the sub-layers may in fact be simply providing the increased spacing as suggested by the

Art Unit: 2828

applicant, but that in doing so they are acting in part to balance the strain by the defect source as outlined via the claim limitation. Since these claims do not speak of the means of balancing, i.e. via additional opposing strain introduction etc., it is believed that the claim limitations are met with Choquette's disclosure (col.13 lines 8-13) of the strain reduction in the active region due to these sub-layers.

With respect to claim 55, the examiner believes, as having not been amended (and no arguments presented directly for), the previous rejection to claim 55 is still valid for the reasons outlined in the rejection to the claim given below.

Please see below for updated rejections to the claims as well as indication of allowable subject matter.

### ***Claim Rejections - 35 USC § 102***

The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless –

(b) the invention was patented or described in a printed publication in this or a foreign country or in public use or on sale in this country, more than one year prior to the date of application for patent in the United States.

Claims 50, 55, 57, 61 and 63 are rejected under 35 U.S.C. 102(b) as being anticipated by Choquette et al. (US 5493577).

With respect to claims 50 and 61, Choquette discloses the claimed VCSEL (fig.3) comprising a first mirror stack (fig.3 #14), a second mirror stack (fig.3 #16), a cavity region disposed between the first mirror stack and the second mirror stack (fig.3

Art Unit: 2828

#32,30,32) including an active region (fig.3 #30), a defect source (fig.3 #20), and a reliability-enhancing layer (col.12-13 lines 66-20, adjacent-two reliability enhancing layers, above and below defect) positioned with respect to the defect source to reduce defect induced degradation of one or more VCSEL regions, wherein the reliability-enhancing layer is configured to at least in part balance strain created by the defect source (col.13 lines 8-11, wherein the oxide growth would induce a compressive strain due to the increased thickness, and the offsetting reliability layers would then balance the strain due to increased distance from the active region).

With respect to claim 55, Choquette discloses a method of manufacturing a VCSEL comprising forming a first mirror stack, a second mirror stack, and a cavity region disposed there between, wherein the cavity region includes an active region (col.5 lines 9-28), forming a defect source (col.9 lines 7-13), forming a reliability-enhancing layer (col.12-13 lines 66-20) positioned with respect to the defect source to reduce defect induced degradation of the active region by the defect source (col.13 lines 8-11), where the defect source is disposed between the reliability-enhancing layer and the cavity region (two reliability enhancing layers, above and below defect, so the defect source is disposed between the upper reliability layer and the cavity); and a second reliability-enhancing layer separated from the first reliability-enhancing layer by one or more other layers (two reliability enhancing layers, above and below defect, so the defect source is the layer separating the reliability layers), wherein the first and second reliability-enhancing layers are located on opposite sides of the defect source.

Art Unit: 2828

With respect to claims 57 and 63, Choquette discloses a method of manufacturing a VCSEL comprising forming a first mirror stack, a second mirror stack, and a cavity region disposed there between, wherein the cavity region includes an active region (col.5 lines 9-28), forming a defect source (col.9 lines 7-13), forming a reliability-enhancing layer (col.12-13 lines 66-20, adjacent-two reliability enhancing layers, above and below defect) positioned with respect to the defect source to reduce defect induced degradation of one or more VCSEL regions, wherein the reliability-enhancing layer is configured to at least in part balance strain created by the defect source (col.13 lines 8-11, wherein the oxide growth would induce a compressive strain due to the increased thickness, and the offsetting reliability layers would then balance the strain due to increased distance from the active region).

### ***Claim Rejections - 35 USC § 103***

The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negated by the manner in which the invention was made.

The factual inquiries set forth in *Graham v. John Deere Co.*, 383 U.S. 1, 148 USPQ 459 (1966), that are applied for establishing a background for determining obviousness under 35 U.S.C. 103(a) are summarized as follows:

1. Determining the scope and contents of the prior art.

Art Unit: 2828

2. Ascertaining the differences between the prior art and the claims at issue.
3. Resolving the level of ordinary skill in the pertinent art.
4. Considering objective evidence present in the application indicating obviousness or nonobviousness.

Claims 47, and 54 are rejected under 35 U.S.C. 103(b) as being anticipated by Ramdani et al. (US 5835521) in view of Shieh et al. (US 5838705).

With respect to claim 47, Ramdani teaches a VCSEL (fig.3) comprising a first mirror stack (fig.3 #13), a second mirror stack (fig.3 #42) a cavity region disposed between the first mirror stack and the second mirror stack (fig.3 #34,42,13), wherein the first mirror stack, the cavity region, and the second mirror stack are arranged along a vertical direction (fig.3), and the cavity region includes, active region (fig.3 #34), a first side facing the first mirror stack (first side face on upper side, near top of paper, of active region #34), and a second side facing the second mirror stack (2<sup>nd</sup> side face on upper side, near bottom of paper, of active region #34); a defect source (col.5 lines 45-52, emphasis on lines 50-52) located such that only one of the first and second sides of the cavity region faces the defect source (first side faces it, since the defect is also found to be on top of and next to layer #28, col.5 lines 45-52); and a reliability-enhancing layer (fig.3 #31, col.5 lines 9-10) positioned within the defect source to reduce migration of defects in the vertical direction from the defect source to the active region (would reduce defects transitioning from the first side, vertically, down to the active region), whereby the reliability enhancing layer reduces defect induced degradation of the active region by the defect source. Ramdani does not teach the reliability enhancing layer to produce a strain field. Shieh teaches a VCSEL with a reliability enhancing layer that produces strain (col.3 lines 7-10). It would have been

Art Unit: 2828

obvious to one of ordinary skill in the art at the time of the invention to combine the VCSEL of Ramdani with the strain producing reliability enhancing layer of Shieh in order to prohibit movement of defects to the active region (Shieh, col.3 lines 11-14).

With respect to claim 54, Ramdani discloses a method of manufacturing a VCSEL comprising forming a first mirror stack (col.3 lines 26-33), a second mirror stack (col.6 lines 4-6) a cavity region disposed between (fig.3 #34,42,13), wherein the first mirror stack, the cavity region, and the second mirror stack are arranged along a vertical direction (fig.3) and the cavity region includes an active region (col.5 lines 11-13), a first side facing the first mirror stack (first side face on upper side, near top of paper, of active region #34), and a second side facing the second mirror stack (2<sup>nd</sup> side face on upper side, near bottom of paper, of active region #34); forming a defect source (col.5 lines 45-52, emphasis on lines 50-52) located such that only one of the first and second sides of the cavity region faces the defect source (first side faces it, since the defect is also found to be on top of and next to layer #28, col.5 lines 45-52), and a reliability-enhancing layer positioned within the defect source to reduce migration of defects in the vertical direction from the defect source to the active region (would reduce defects transitioning from the first side, vertically, down to the active region), whereby the reliability enhancing layer reduces defect induced degradation of the active region by the defect source. Ramdani does not teach the reliability enhancing layer to produce a strain field. Shieh teaches a VCSEL with a reliability enhancing layer that produces strain (col.3 lines 7-10). It would have been obvious to one of ordinary skill in the art at the time of the invention to combine the VCSEL of Ramdani with the strain producing



Art Unit: 2828

reliability enhancing layer of Shieh in order to prohibit movement of defects to the active region (Shieh, col.3 lines 11-14).

Claims 48, 52, 53, 59, and 60 are rejected under 35 U.S.C. 103(a) as being unpatentable over Choquette in view of Shieh.

With respect to claim 48, Choquette discloses the claimed VCSEL (fig.3) comprising a first mirror stack (fig.3 #14), a second mirror stack (fig.3 #16), a cavity region disposed between the first mirror stack and the second mirror stack (fig.3 #32,30,32) including an active region (fig.3 #30), a defect source (fig.3 #20), and a reliability-enhancing layer (col.12-13 lines 66-20) positioned with respect to the defect source to reduce defect induced degradation of the active region by the defect source (col.13 lines 8-11), where the defect source is disposed between the reliability-enhancing layer and the cavity region (two reliability enhancing layers, above and below defect, so the defect source is disposed between the upper reliability layer and the cavity); and a second reliability-enhancing layer separated from the first reliability-enhancing layer by one or more other layers (two reliability enhancing layers, above and below defect, so the defect source is the layer separating the reliability layers), wherein the first and second reliability-enhancing layers are located on opposite sides of the defect source. Choquette does not disclose the reliability enhancing layers to produce a strain field. Shieh teaches a VCSEL with a reliability-enhancing layer that produces strain (col.3 lines 7-10). It would have been obvious to one of ordinary skill in the art at

Art Unit: 2828

the time of the invention to combine the VCSEL of Choquette with the strain producing reliability enhancing layers of Shieh (including the material type, in order to account for the lattice mismatch and strain production) in order to prohibit movement of defects to the active region (Shieh, col.3 lines 11-14).

With respect to claim 53, Choquette discloses the claimed VCSEL (fig.3) comprising a first mirror stack (fig.3 #14), a second mirror stack (fig.3 #16), a cavity region disposed between the first mirror stack and the second mirror stack (fig.3 #32,30,32) including an active region (fig.3 #30), a defect source (fig.3 #20), and a reliability-enhancing layer (col.12-13 lines 66-20) positioned with respect to the defect source to reduce defect induced degradation of one or more VCSEL regions, wherein the defect source creates a concentration gradient inducing defect migration. Choquette does not teach the reliability-enhancing layer to introduce strain that reduces the induced defect migration. Shieh teaches a VCSEL with a reliability-enhancing layer that produces strain (col.3 lines 7-10). It would have been obvious to one of ordinary skill in the art at the time of the invention to combine the VCSEL of Choquette with the strain producing reliability enhancing layer of Shieh (including the material type, in order to account for the lattice mismatch and strain production) in order to prohibit movement of defects to the active region (Shieh, col.3 lines 11-14).

With respect to claims 52 and 59, Choquette teaches the VCSEL outlined in rejection of claim 50 above, comprising a first mirror stack comprising layers of oxidized AlGaAs (col.9 lines 11-12), and a reliability enhancing layer. Choquette does not teach the layer to be made of InxGa1-xP. Shieh teaches a reliability enhancing layer made of

Art Unit: 2828

InGaP that reduces strain and degradation effects in the active region (col.3 lines 10-15). Neither source teaches that  $x$  should be less than .5 tensile. It would have been obvious to one of ordinary skill in the art at the time of the invention to combine the reliability enhancing layer of Choquette with the reliability enhancing layer material type of Shieh (including the material type, in order to account for the lattice mismatch and strain production) in order to prohibit movement of defects to the active region (Shieh, col.3 lines 11-14); in addition it would have been obvious to use  $x$  less than .5 tensile as it has been held to be within the general skill of a worker in the art to select a known material on the basis of its suitability for the intended use as a matter of obvious design choice. *In re Leshin*, 227 F.2d 197, 125 USPQ 416 (CCPA 1960).

With respect to claim 60, Choquette discloses a method of manufacturing a VCSEL comprising forming a first mirror stack, a second mirror stack, and a cavity region disposed there between, wherein the cavity region includes an active region (col.5 lines 9-28), forming a defect source (col.9 lines 7-13), forming a reliability-enhancing layer (col.12-13 lines 66-20) positioned with respect to the defect source to reduce defect induced degradation of one or more VCSEL regions, wherein the defect source creates a concentration gradient inducing defect migration. Choquette does not teach the reliability-enhancing layer to introduce strain that reduces the induced defect migration. Shieh teaches a VCSEL with a reliability-enhancing layer that produces strain (col.3 lines 7-10). It would have been obvious to one of ordinary skill in the art at the time of the invention to combine the VCSEL of Choquette with the strain producing reliability enhancing layer of Shieh (including the material type, in order to account for

Art Unit: 2828

the lattice mismatch and strain production) in order to prohibit movement of defects to the active region (Shieh, col.3 lines 11-14).

Claims 51 and 58 are rejected under 35 U.S.C. 103(a) as being unpatentable over Choquette in view of Jewell (US 6269109).

With respect to claims 51 and 58, Choquette teaches the VCSEL of claims 50 and 57, including the oxide region (wherein the oxide growth would induce a compressive strain due to the increased thickness), but does not teach the reliability-enhancing layer to have tensile strain. Jewell teaches a VCSEL with a similar oxidation region wherein balancing the strain due to the oxidation is taught (col.11 lines 28-54). It would have been obvious to one of ordinary skill in the art at the time of the invention to combine the VCSEL of Choquette with the tensile strained material of Jewell in order to allow for an increase in layer thickness (Jewell, col.11 lines 42-47) and further facilitate the sub-layers to offset the strain from interfering in the active region (Choquette, col.13 lines 8-13).

#### ***Allowable Subject Matter***

Claims 62, and 64-66 are objected to as being dependent upon a rejected base claim, but would be allowable if rewritten in independent form including all of the limitations of the base claim and any intervening claims.

The following is a statement of reasons for the indication of allowable subject matter:

Claims 62 and 64 are believed to be allowable as a VCSEL as outlined in claims 50 and 57 having a reliability-enhancing layer *within the defect source* was not found to be taught in the prior art, and not an obvious combination of the prior art. Ramdani teaches a VCSEL having a reliability-enhancing layer in the defect source, but does not teach the layer to have a strain component. The combination of Ramdani and Shieh teaches the addition of strain to the enhancement layer, but it is not made clear that this would be the correct type of strain needed balance the strain created by the defect source. Finally, Jewell teaches the balancing of compressive and tensile strain, but does so in a superlattice structure involving oxidation layers.

Claims 65 and 66 are believed to be allowable as a VCSEL as outlined in claims 50 and 57 having a defect source that creates a group V vacancy gradient, and a reliability-enhancing layer having a group V concentration chosen to counteract defect migrations to the active region from the defect source was not found to be taught in the prior art. The prior art was not found to address group V vacancy gradients in defect sources, or blocking the defects using an enhancement layer with an appropriate group V concentration.

### ***Conclusion***


Any inquiry concerning this communication or earlier communications from the examiner should be directed to Tod T. Van Roy whose telephone number is (571)272-8447. The examiner can normally be reached on M-F.

Art Unit: 2828

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Minsun Harvey can be reached on (571)272-1835. The fax phone number for the organization where this application or proceeding is assigned is 703-872-9306.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see <http://pair-direct.uspto.gov>. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

TVR

  
MIN SUN HARVEY  
PATENT EXAMINER